POU920010063US1

- The method of claim 13 wherein said data processing further includes a Target Delay 1 14.
- Interval (TDI) register containing a TDI value for determining when the vector mechanism should 2
- not be polled by said dispatcher and an interrupt given to said processor, said method further 3
- 4 comprising overridding said TDI value and driving an immediate interrupt to said processor when
- said overide bit is in its first condition. 5

3

11 744

2 11

3 H

5

- 1 15. The method of claim 13 wherein said main storage is divided into multiple partitions, with
- each partition having a vector mechanism operable to register I/O requests by said devices to send 2
 - or receive data from that partition of main storage, each partition having an associated override bit
- 4 for that partition, and said processor is a hypervisor, said method further comprising setting by said
- 5 hypervisor the override bit for that partition when said hypervisor is to handle an immediate
- 6 L interrupt rather than polling by said dispatcher for that partition.
- 1 55 16. The method of claim 15 wherein said data processing system further includes one or more
 - central processing units (CPUs) assignable by said hypervisor to one or more of said partitions,
 - said method further comprising setting by said hypervisor, the override bit of one partition when
 - that partition does not have a CPU assigned to it.
 - 17. The method of claim 13 further comprising resetting said override bit to its second
- 4 to the state of condition after an interrupt is handled by said processor.
- 1 18. The method of claim 17 further comprising resetting said override bit to its second
- 2 condition upon the first to occur for said interrupt handling or said dispatcher polling.
- 1 19. A program product for controlling the transfer of data in a data processing system having
- 2 a processor handling an I/O request in an I/O operation, main storage controlled by the processor
- 3 for storing data, and one or more I/O devices for sending data to or receiving data from said main
- storage, said program product comprising: 4
 - a computer readable medium having recorded thereon computer readable program code
- 6 means for performing the method comprising:

POU920010063US1

7

8

9

10

11

12

13

14

1

2

Handa .

6

registering in a vector mechanism, I/O requests by said devices to send or receive data from said main storage;

polling with a dispatcher, said vector mechanism to determine if there is an outstanding I/O request; and

sending an immediate interrupt to said processor when an override bit has a first condition for handling an I/O request from said I/O device(s), or polling with said dispatcher, said vector mechanism to determine if there is an outstanding I/O request when said overide bit is in a second condition..

- The program product of claim 19 wherein said data processing further includes a Target 20. Delay Interval (TDI) register containing a TDI value for determining when the vector mechanism should not be polled by said dispatcher and an interrupt given to said processor, said method 3 🔝 4 further comprising overridding said TDI value and driving an immediate interrupt to said processor 5 11 when said overide bit is in its first condition.
- 1 The program product of claim 19 wherein said main storage is divided into multiple 21. 2 3 3 3 3 partitions, with each partition having a vector mechanism operable to register I/O requests by said devices to send or receive data from that partition of main storage, each partition having an 4 1 associated override bit for that partition, and said processor is a hypervisor, said method further 5 [1] comprising setting by said hypervisor the override bit for that partition when said hypervisor is to handle an immediate interrupt rather than polling by said dispatcher for that partition.
- The program product of claim 21 wherein said data processing system further includes one 22. 1 or more central processing units (CPUs) assignable by said hypervisor to one or more of said 2 partitions, said method further comprising setting by said hypervisor, the override bit of one 3 partition when that partition does not have a CPU assigned to it. 4
- The program product of claim 19 wherein said method further comprises resetting said 1 23. override bit to its second condition after an interrupt is handled by said processor. 2

- 1 24. The program product of claim 23 wherein said method further comprises resetting said
- 2 override bit to its second condition upon the first to occur of said interrupt handling or said
- 3 dispatcher polling.